SiFive has added a ‘micro instruction cache’ option to its Risc-V e2 core – the smallest of its Risc-V intellectual property offerings. Introduced in release 19.05, the micro instruction cache (see μ$ ...