On Ryzen CPUs with 2+ CCDs (e.g., 5900X, 5950X, 7900X, 7950X, 9900X, 9950X), each CCD has its own L3 cache. When the kernel migrates threads between CCDs, they must communicate over the Infinity ...