With each device generation, the semiconductor content increases, leading to an increase in test complexity. This increase in test complexity is driving the need for more and more scan pattern memory.