Abstract: This paper deals with the designing an interface between AXI Protocol based system and DDR3 Memory. It enables an AXI host to read and write data in a DDR3 Memory. It has been designed to ...