Abstract: this paper proposes a novel dual-stage resistor string digital to analog converter (DAC) architecture with a 12-bit resolution and less than 10ns settling time. The proposed architecture is ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果一些您可能无法访问的结果已被隐去。
显示无法访问的结果