个人资料图片
English
  • 全部
  • 搜索
  • 图片
  • 视频
  • 地图
  • 资讯
  • 更多
    • 购物
    • 航班
    • 旅游
  • 笔记本
报告不当内容
请选择下列任一选项。
  • 时长
    全部短(小于 5 分钟)中(5-20 分钟)长(大于 20 分钟)
  • 日期
    全部过去 24 小时过去一周过去一个月去年
  • 清晰度
    全部低于 360p360p 或更高480p 或更高720p 或更高1080p 或更高
  • 源
    全部
    Dailymotion
    Vimeo
    Metacafe
    Hulu
    VEVO
    Myspace
    MTV
    CBS
    Fox
    CNN
    MSN
  • 价格
    全部免费付费
  • 清除筛选条件
  • 安全搜索:
  • 中等
    严格中等(默认)关闭
筛选器
Introduction to VLSI | What is VLSI & ULSI? || Physical design free course
29:02
YouTubeALL ABOUT VLSI
Introduction to VLSI | What is VLSI & ULSI? || Physical design free course
Welcome to All About VLSI! In today’s video, we cover one of the most important foundation topics for anyone entering the semiconductor, chip design, or VLSI industry — Introduction to VLSI. 🔍 What you will learn in this video: What is VLSI (Very-Large-Scale Integration)? Evolution from SSI → MSI → LSI → VLSI → ULSI What is ULSI ...
已浏览 188 次1 周前
SystemVerilog Tutorial
Career Opportunities#vlsi#semiconductor#salary#ece#career#hardware#verilog#chipdesign#guidance#india
1:09
Career Opportunities#vlsi#semiconductor#salary#ece#career#hardware#verilog#chipdesign#guidance#india
YouTubeCareer Guidance and Nature
已浏览 6 次1 天前
Blocking vs Non-Blocking — Flip-Flop Example
1:02
Blocking vs Non-Blocking — Flip-Flop Example
YouTube2ChipDesign
已浏览 298 次1 天前
DIGITAL ELECTRONICS Test Interview Question & Answers | Cadence, Synopsys, Nvidia, Intel, TI, NXP
46:19
DIGITAL ELECTRONICS Test Interview Question & Answers | Cadence, Synopsys, Nvidia, Intel, TI, NXP
YouTubeVLSI FOR ALL
已浏览 3 次2 天之前
热门视频
SystemVerilog 语言 - 断言
7:52
SystemVerilog 语言 - 断言
bilibilibili_74890359550
已浏览 16 次1 周前
Enum Data Type in SystemVerilog | Enum Explained in Telugu | SystemVerilog Tutorial for Beginners
7:23
Enum Data Type in SystemVerilog | Enum Explained in Telugu | SystemVerilog Tutorial for Beginners
YouTubeALL ABOUT VLSI
3 天之前
ASIC Design Flow Explained | From RTL to Silicon #ASIC #VLSI #ChipDesign #RTLDesign #PhysicalDesign
7:45
ASIC Design Flow Explained | From RTL to Silicon #ASIC #VLSI #ChipDesign #RTLDesign #PhysicalDesign
YouTubeLogic Verify
已浏览 1 次1 天前
SystemVerilog Assertions
FREE PCB DESIGN Course Class-5 : Integrate Components, ICs & Parts in PCB Design | Download VFA App
54:12
FREE PCB DESIGN Course Class-5 : Integrate Components, ICs & Parts in PCB Design | Download VFA App
YouTubeVLSI FOR ALL
已浏览 20 次3 天之前
FREE PCB DESIGN Course Class-4 : Design & Analysis of Audio Amplifier Circuit | Download VFA App
53:11
FREE PCB DESIGN Course Class-4 : Design & Analysis of Audio Amplifier Circuit | Download VFA App
YouTubeVLSI FOR ALL
已浏览 4 次3 天之前
create generated clock | short 1 | create_generated_clock | #sdc #constraints #synthesis #sta
1:00
create generated clock | short 1 | create_generated_clock | #sdc #constraints #synthesis #sta
YouTubeMaharshi Sanand Yadav T
已浏览 64 次2 天之前
SystemVerilog 语言 - 断言
7:52
SystemVerilog 语言 - 断言
已浏览 16 次1 周前
bilibilibili_74890359550
Enum Data Type in SystemVerilog | Enum Explained in Telugu | SystemVerilog Tutorial for Beginners
7:23
Enum Data Type in SystemVerilog | Enum Explained in Telugu | Syste…
3 天之前
YouTubeALL ABOUT VLSI
ASIC Design Flow Explained | From RTL to Silicon #ASIC #VLSI #ChipDesign #RTLDesign #PhysicalDesign
7:45
ASIC Design Flow Explained | From RTL to Silicon #ASIC #VLSI #Chip…
已浏览 1 次1 天前
YouTubeLogic Verify
Career Opportunities#vlsi#semiconductor#salary#ece#career#hardware#verilog#chipdesign#guidance#india
1:09
Career Opportunities#vlsi#semiconducto…
已浏览 6 次1 天前
YouTubeCareer Guidance and Nature
Blocking vs Non-Blocking — Flip-Flop Example
1:02
Blocking vs Non-Blocking — Flip-Flop Example
已浏览 298 次1 天前
YouTube2ChipDesign
DIGITAL ELECTRONICS Test Interview Question & Answers | Cadence, Synopsys, Nvidia, Intel, TI, NXP
46:19
DIGITAL ELECTRONICS Test Interview Question & Answers | C…
已浏览 3 次2 天之前
YouTubeVLSI FOR ALL
FREE PCB DESIGN Course Class-5 : Integrate Components, ICs & Parts in PCB Design | Download VFA App
54:12
FREE PCB DESIGN Course Class-5 : Integrate Components, ICs & Part…
已浏览 20 次3 天之前
YouTubeVLSI FOR ALL
53:11
FREE PCB DESIGN Course Class-4 : Design & Analysis of Audio Amplif…
已浏览 4 次3 天之前
YouTubeVLSI FOR ALL
1:00
create generated clock | short 1 | create_generated_clock | #sdc #c…
已浏览 64 次2 天之前
YouTubeMaharshi Sanand Yadav T
观看更多视频
静态缩略图占位符
更多类似内容
反馈
  • 隐私
  • 条款